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We have fabricated ambipolar transistors on chemically prepared hydrogen-terminated Si(111)
surfaces, in which a two-dimensional electron system (2DES) or a two-dimensional hole system
(2DHS) can be populated in the same conduction channel by changing the gate voltage of a global
gate applied through a vacuum gap. Depending on the gate bias, ion implanted n+ and p+ regions
function either as Ohmic contacts or as in-plane gates, which laterally confine the carriers induced
by the global gate. On one device, electron and hole densities of up to 7.8×1011 cm−2 and 7.6×1011
cm−2 respectively are obtained. The peak electron mobility is 1.76×105 cm2/Vs, and the peak hole
mobility is 9.1 × 103 cm2/Vs at 300 mK; the ratio of about 20 is mainly due to the very different
valley degeneracies (6:1) of electrons and holes on the Si(111) surface. On another device, the peak
electron mobility of 2.2×105 cm2/Vs is reached at 300 mK. These devices are hexagonal in order to
investigate the underlying symmetry of the 2DESs, which have a sixfold valley degeneracy at zero
magnetic field. Three magnetoresistance measurements with threefold rotational symmetry are used
to determine the symmetry of the 2DESs at different magnetic field. At filling factor 1 < ν < 2, the
observed anisotropy can be explained by a single valley pair occupancy of composite fermions (CFs).
Qualitatively the CFs preserve the valley anisotropy, in addition to the twofold valley degeneracy.
At magnetic field up to 35 T, the 2/3 fractional quantum Hall state is observed with a well developed
hall plateau; at ν < 2/3, the three magnetoresistances show a large anisotropy (50:1). We also show
that device degradation is not a serious issue for our measurements, if the device is kept in vacuum
or a nitrogen gas environment and its time in air is minimized.
I. INTRODUCTION
Investigations of two-dimensional systems (2DSs) on
Si surfaces began with metal-oxide-semiconductor field-
effect transistors (MOSFETs) [1–5]. However, the amor-
phous SiO2/Si interface severely limits the quality of the
2DSs. The development [6–10] of hydrogen-terminated
silicon (111) [H-Si(111)] vacuum field effect transistors
(FETs) is based on a simple but extraordinary fact: a
wet chemical treatment of a Si(111) surface with an am-
monium fluoride (NH4F) solution can produce an ideal
H-passivated Si surface, which is both atomically flat and
possesses a very low surface state density (≤ 1010 cm−2)
[11–14], leading to much higher carrier mobilities. In
recent years, both a high quality two-dimensional elec-
tron system (2DES) with electron mobility of 325,000
cm2/Vs [10] and a high quality two-dimensional hole sys-
tem (2DHS) with hole mobility of 10,000 cm2/Vs [9] have
been realized in this system. They are comparable to the
best Si/SiGe heterostructures [15–19], which are limited
to the (100) oriented surfaces because of much higher
threading dislocation densities on the other surface ori-
entations [20, 21].
In this work we have fabricated ambipolar hexagonal
devices, which can switch between a 2DES and a 2DHS
in the same device by changing a gate voltage. Com-
pared to other ambipolar devices [22–28], the 2DES on
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the Si(111) surface has a sixfold valley degeneracy, while
the valley degeneracy of holes is one. The ambipolar de-
vices provide a direct comparison between electrons and
holes with very different valley degeneracies in the same
conduction channel, which allows a new perspective to
the fundamental research, such as the properties of 2D
metals [29]. In addition, the hexagonal devices enable
the exploration of the sixfold valley-degenerate electron
system.
In the H-Si(111) vacuum FET device, a global Si/SiO2
gate piece is used to induce a 2DS, which is further con-
fined into a well-defined 2D region by PN junction iso-
lation and trench isolation. Similarly, future nanoelec-
tronic devices, like quantum point contacts (QPCs) and
quantum dots (QDs), may be realized on the Si(111) sur-
faces using the in-plane depleting gates based on PN
junctions. Moreover, because of the sixfold valley de-
generacy of the 2DES, the valley degree of freedom can
provide extra resources for practical applications in the
same way as spintronic devices utilize the spin degree of
freedom. This will open up new opportunities for another
class of devices — valleytronic devices [30–32].
The remainder of this paper is organized as follows.
In Sec. II, we describe the device structure and opera-
tion principles, followed by detailed fabrication processes.
In Sec. III, we characterize the devices to make sure
that they work as intended, including surface topography
measurement, a gate leakage check, PN junction isolation
and leakage tests, and contact resistance measurements.
In Sec. IV, we discuss the transport measurement results
on these devices. We determined the 2D carrier mobil-
ities in the experimentally accessible range of densities,
2FIG. 1. (a) Schematic cross section of an ambipolar vacuum
FET (not to scale), with a SiO2/Si(100) remote gate piece and
a H-Si(111) piece contact bonded in a vacuum. The remote
gate piece is used to induce 2D carriers on the H-Si(111) sur-
face by applying a gate voltage on a p+ gate layer through an
encapsulated vacuum cavity. It also has a fully covered SiO2
layer with a thin layer of SiO2 (∼ 30 nm) left in the cavity.
(b) Six degenerated valleys of the 2DES with crystallographic
orientations. (c) (d) In the H-Si(111) piece, n+ (p+) Ohmic
contacts are used to access a 2DES (2DHS) at the center, with
p+ (n+) regions acting as lateral confinement to restrict cur-
rent flow between contacts to the hexagonal center 2DS. Two
different configurations are investigated. (c) One has trench
isolation, and (d) the other doesn’t have trench isolation. The
dash lines in (c) show the cross section depicted in (a).
which show that electron and hole mobilities are very dif-
ferent. Magnetotransport measurements show rich phe-
nomena, including Shubnikov-de Haas (SdH) oscillations,
integer quantum Hall effect (IQHE), fractional quantum
Hall effects (FQHE) and large anisotropy in three mag-
netoresistance measurements at ν < 2/3. In Sec. V, we
discuss the device degradation with time and with expo-
sure to ambient air, including the mobility deterioration
and the increase of contact resistance. We conclude in
Sec. VI with a discussion of further improvements and
future directions.
II. DEVICE STRUCTURE AND FABRICATION
The vacuum FET device is fabricated from two pieces.
One is a SiO2/Si(100) remote gate piece, and the other
is a H-terminated high purity Si(111) piece, as shown in
Fig. 1(a). Just like a MOSFET, when a positive (nega-
tive) gate voltage is applied between the remote gate and
a n+ (p+) source Ohmic contact through an encapsulated
vacuum cavity, a 2DES (2DHS) will be induced on the
H-Si(111) surface. Since the 2DES has a sixfold valley de-
generacy [Fig. 1(b)], the hexagonal device is designed to
investigate its underlying symmetry, with six n+ Ohmic
contacts placed along the major axes of the constant en-
ergy ellipses on the Si(111) surface, labeled as 2,4,. . . , 12.
It also has six p+ Ohmic contacts placed between the n+
contacts, labeled as 1,3,. . .,11. The remote gate piece
with a hexagonal cavity [Fig. 2 (b)] is contact bonded
on the H-Si(111) piece in a vacuum chamber. When a
positive (negative) gate voltage is applied, the n+ (p+)
Ohmic contacts are used to access the 2DES (2DHS) at
the center, and the p+ (n+) contacts act as lateral con-
finement. Figure 1 (b)-(d) show the arrangement of the
n+ and p+ Ohmic contacts relative to crystallographic
directions.
Two different types of devices are investigated. One
has shallow trench isolation (STI) to confine the center
2DS [the center blue hexagon in Fig. 1(c)]; the other
doesn’t have the STI, and the center 2DS is defined by
the hexagonal cavity [Fig. 1(d)]. There is typically a ∼
100 µm misalignment between the remote gate piece and
the H-Si(111) piece when they are contact bonded. Be-
cause the distance between the trenches and the edges
of the hexagonal cavity is more than 200 µm, and the
trenches are etched on the Si(111) piece, the misalign-
ment doesn’t change the center 2DS in the device with
the STI; the misalignment can affect the center 2DS in
the device without the STI when the n+ and p+ contacts
are not concentric and aligned to the hexagonal cavity.
However, the measurement results show that there is no
significant difference between these two types of devices,
because the relative placement of the contacts is fixed,
and the bonding alignment is not critical in defining the
device with the edges of the cavity far outside the con-
tact perimeters. We have fabricated six devices (194-
199) with peak electron mobilities of 2.2 × 105 cm2/Vs,
5.6× 104 cm2/Vs, 2.0 × 105 cm2/Vs, 5.2× 104 cm2/Vs,
1.76× 105 cm2/Vs and 5.8× 104 cm2/Vs at 300 mK re-
spectively, in which four (194-197) of them have the STI,
and the other two (198,199) do not have it. Most data
presented here are from two devices, sample 194 (with
the STI) and sample 198 (without the STI).
A. Gate piece
The remote gate piece is fabricated from a Si(100)
wafer (float zone, Si:B, resistivity > 10, 000Ω·cm). First,
a p+ gate conducting layer is formed by ion implantation
with 2.4×1015 cm−2, 15 keV boron ions, as shown in Fig.
1(a). Then a 2 µm deep Si mesa is dry etched around
the edges of each die using reactive ion etching (RIE).
Next, a ∼ 350 nm thick SiO2 layer is thermally grown on
the top: dry oxidation at 1050 ◦C for 15 min, followed
by wet oxidation at 1050 ◦C for 27 min and another dry
oxidation at 1050 ◦C for 10 min. The dry-wet-dry cycle
is used to improve the gate oxide quality, and also acti-
vates the implanted dopants. After that, a cavity with a
∼ 30 nm thick oxide layer left behind is formed by dry
etching and wet etching. In order to make sure the oxide
thickness is reduced to ∼ 30 nm in the cavity, a test wafer
3FIG. 2. (a) A H-Si(111) piece with six n+ contacts (yellow)
and six p+ contacts (purple). (b) A Si/SiO2 remote gate piece
which is fully covered by SiO2, except the two grey crosses
where the gate contacts are made. There is a∼ 30 nm oxide at
the bottom of the hexagonal cavity. (c) 3D view of a bonded
device. (d) A bonded device placed in a customized holder
and installed on an 8-pin dual in-line package (DIP) header
without wiring.
and the device wafer are loaded into a RIE machine and
dry etched at the same time. Both have the same ∼ 350
nm thick oxide layer, and the oxide layer is dry etched by
∼ 270 nm. Then the depth of the cavity in the test wafer
is measured using a profilometer after removing photore-
sist. The time of the wet etching to leave the ∼ 30 nm
thick oxide layer is calculated based on the oxide thick-
ness, the depth of the cavity and the wet etching rate.
The fully SiO2 encapsulated gate piece with the oxide
reduced cavity drastically reduces the likelihood of gate
leakage, compared to the gate piece where the doped re-
gions were exposed. We have tested remote gate pieces
with either ∼ 350 nm or ∼ 200 nm thick thermal oxide,
and both of them work well. Finally, the wafer is diced
into 5.6× 10 mm2 remote gate pieces, as shown in Fig. 2
(b).
B. Si(111) piece
The H-Si(111) piece is also 5.6 × 10 mm2 made from
a p− high purity Si(111) wafer (float zone, resistivity
> 10, 000Ω·cm ). First, a 30 nm thick sacrificial SiO2
layer is thermally grown on the top of the Si(111) sub-
strate by dry oxidation at 950 ◦C for 30 min in a CMOS
grade furnace to reduce the channeling effect during ion
implantation and protect the clean Si(111) surface. Next,
the six n+ contact regions are patterned by photolithog-
raphy with the primary flat of the Si(111) wafer (oriented
to [112¯] [33]) aligned (< 5◦) along the long side of the
dies. Then the wafer is ion implanted with 4.5 × 1014
cm−2 phosphorus ions at 50 keV. Alignment marks are
formed at the same time. Similarly, the six p+ con-
tact regions are defined by photolithography and ion
implantation with 9 × 1014cm−2 boron ions at an en-
ergy of 15 keV. The ion implantation parameters are
based on previous works [6, 9] and simulation results from
SUPREM-IV process simulator [34]. The parameters are
selected so that after thermal annealing, the peak dop-
ing concentration is located near the Si(111) surface, and
about one order of magnitude higher than that of the
three-dimensional (3D) metal-insulate transition (MIT),
as shown in Fig. 9. (The 3D MIT occurs at doping con-
centration of 3.74 × 1018 cm−3 for phosphorus [35] and
3.95×1018 cm−3 for boron [36].) After each ion implanta-
tion, the photoresist is removed by acetone cleaning and
piranha cleaning. First the wafer is immersed in boiling
acetone for 30 min to remove most of the photoresist.
Then the wafer is rinsed with isopropyl alcohol (IPA)
and de-ionized (DI) water. Next, the wafer is immersed
in a piranha solution (4 H2SO4(98%) : 1 H202 (30%))
at 100 ◦C for 30 min to remove the residual photoresist.
Right before rapid thermal annealing (RTA), the wafer
is RCA-1 cleaned for 5 min with a H2O2/NH4OH/H2O
solution, then thoroughly rinsed in DI water, and spin-
dried. The wafer is annealed in a CMOS grade rapid
thermal annealer at 950 ◦C for 60 sec. Alignment marks
from ion implantations are visible before the RTA pro-
cess, but invisible after it. RCA-1 clean etches the ion
implanted SiO2 regions before the RTA process. They
serve as alignment marks to do mesa etching, but the
contrast is very low. It is helpful to define global align-
ment marks before the RTA process using CMOS com-
patible processes. Next, if STI is desired, the 200 nm
deep and 10 µm wide shallow trenches are formed by dry
etching. After that, a 2 µm deep Si mesa is dry etched
around the edges of each die. This mesa prevents par-
ticles from accumulating on the surface while handling
the substrate and ensures a clean edge for bonding [6]. It
also defines each die for dicing. Finally, the wafer is diced
into individual Si(111) pieces, as shown in Fig. 2(a).
C. Bonding and wiring
After standard cleaning (acetone cleaning, IPA rinse,
DI water rinse, piranha cleaning, and DI water rinse) in
clean room, one Si(111) piece and one Si/SiO2 remote
gate piece are transferred into an oxygen-free glove box
with a typical O2 concentration of 2 ppm. The Si(111)
piece is put in a diluted solution of HF/H2O (1:20) for
2 min to remove the sacrificial SiO2 layer, and then im-
mersed in a 40% NH4F solution for 10 min to create an
atomically flat H-passivated Si(111) surface, with DI wa-
ter rinse after each step. It is crucial that each of these
solutions is oxygen-free to ensure the high quality of the
final device [37]. Usually they are deoxygenated with a
constant agitation from a magnetic stir rod for 72 hours
in the glove box. Finally, these two pieces are transferred
into a vacuum chamber, and pushed against a sapphire
4FIG. 3. AFM images of a H-Si(111) surface with (a) a
phosphorus-doped contact edge and (b) a boron-doped con-
tact edge. They also show atomic steps in undoped areas and
the crystallographic directions. Bottom graphs show height
profiles along white dash lines in the top graphs.
boss to apply a pressure between them, sufficient to ini-
tiate bonding through van der Waals forces .
The bonded device is loosely placed in a customized
holder machined from polyimide material, which is de-
signed to facilitate handling of the device without apply-
ing stress. It is wired in a nitrogen glove box by hand sol-
dering using indium at 320 ◦C and installed on a standard
8-pin dual in-line package (DIP) header, which is compat-
ible with sample holders at the National High Magnetic
Field Laboratory (NHMFL). If only the 2DES is to be
investigated, eight contacts are sufficient, including two
gate contacts and six Ohmic contacts to the 2DES. There
are 12 wires in our cryostat. In order to measure both
the 2DES and the 2DHS, the 8 pin DIP header is in-
serted into another 20 pin DIP header, and four Ohmic
contacts to the 2DHS are directly wired to the 20 pin
DIP header. Two p+ Ohmic contacts 3, 9 are not wired.
The wired sample is transferred from the nitrogen glove
box to the cryostat, and the cryostat is pumped to vac-
uum (p < 10−3 mbar) in less than one hour. Figure
2(d) shows one of the final devices without wiring. Sim-
ilar fabrication processes have been discussed elsewhere
in detail [38, 39].
III. DEVICE CHARACTERIZATION
A. Topography
Because the Si(111) piece and the Si/SiO2 remote gate
piece are contact bonded through van der Waals forces,
successful bonding requires that the surfaces are clean,
flat and smooth. Atomic force microscopy (AFM) is
used to investigate the topography of the Si(111) sur-
face, particularly the differences in height and flatness
of doped and undoped areas. Figure 3 shows that the
Si(111) surface is clean with atomic steps. Typically the
doped contacts on the Si(111) surface are at different ele-
FIG. 4. Gate current Ig vs. gate voltage Vg on sample 198
when Vg is swept between -50 V (p2d = 7.6 × 10
11 cm−2)
and 50 V (n2d = 7.8× 10
11 cm−2) at a sweep rate of 0.2 V/s
with all wired n+, p+ contacts grounded. Arrows indicate the
voltage sweep direction. Current peaks at Vg ∼ -12 V and -3
V are due to the formation or depletion of 2DSs. Ig ∼ 0.5 nA
is from the gate capacitance.
vations from the undoped Si(111) surface after wet chem-
ical cleaning and passivation. Specifically, n+ Ohmic
contacts (phosphorus doped) are ∼ 1 nm below the un-
doped region, as shown in Fig. 3(a); p+ Ohmic contacts
(boron doped) are∼ 1.5 nm above the undoped region, as
shown in Fig. 3(b). We have found that the RCA-1 clean
with a H2O2/NH4OH/H2O solution etches the SiO2 re-
gion exposed to ion implantation much faster than the
unimplanted oxide region. Once it etches through the
sacrificial oxide layer completely, it etches the underly-
ing doped silicon. This results in larger height differ-
ence, which may impair the Ohmic contact to the 2DS.
Therefore, the time in the RCA-1 clean should be mini-
mized, and under 20 minutes [39]. Piranha clean with a
H2SO4/H2O2 solution does not have this issue and thus
is preferred when cleaning Si(111) pieces.
B. Gate leakage
Samples are intended for measurements at low temper-
ature; consequently even sub-nanoampere gate leakage
can potentially affect the data. All electrical measure-
ments made in this section (Sec. III) were performed at
T = 300 mK in a helium 3 refrigerator (Oxford Instru-
ments, HelioxVL). Gate leakage was checked when all
Ohmic contacts were grounded and the gate voltage Vg
was swept between -50 V (p2d = 7.6 × 1011 cm−2) and
50V (n2d = 7.8×1011 cm−2) at a sweep rate of 0.2 V/sec.
The measured gate current was less than 0.5 nA at -50 V
< Vg < -20 V and 0 V < Vg < 50 V, as shown in Fig. 4.
(The capacitance between the gate and the ground was
measured to be about 3 nF, so the gate current of 0.6 nA
was expected.) The static leakage current was less than
50 pA at Vg = ±50 V. There is no measurable leakage
current for these devices. In Fig. 4, the peak current at
Vg ∼ -12 V and -3 V is due to the formation or depletion
5FIG. 5. (a) A test device with four n+ Ohmic contacts (yel-
low) and p+ isolation lines (purple). A center vertical p+ iso-
lation line separates the 2DES (shaded area) into two halves.
(b) Leakage current Ids vs. Vds at n2d = 6 × 10
11 cm−2
with either p+ isolation lines (S1, S2) grounded or floated.
The leakage due to forward biasing happens at Vds < −0.4 V
when S1, S2 are grounded. Arrows show the voltage sweep
direction.
of the 2DES or 2DHS.
C. PN junction isolation and leakage
In earlier generation devices, a silicon-on-insulator
(SOI) remote gate piece was used to define the 2DS on
the H-Si(111) surface with a shield layer to restrict the
electric field of the gate [6]. With the introduction of
the Si/SiO2 global gate, the electric field is all over the
H-Si(111) surface, as shown in Fig.1 (c) (d). PN junc-
tion isolation and trench isolation are used to confine
the 2DS. Using the SUPREM-IV process simulator, the
depth of the p+ and n+ Ohmic contacts, defined as the
region where doping concentration is higher than that of
the 3D MIT (∼ 4 × 1018 cm−3 [35, 36]), is determined
to be about 100 nm, as shown in Fig. 9(a)(b). For the
trench isolation, 200 nm deep and 10 µm wide trenches
are used. Since the depth of the 2DS is less than 10 nm
for 2D carrier density higher than 1011 cm−2 in the H-
Si(111) vacuum FET [40, 41], both PN junction isolation
and trench isolation should work well.
A test device [Fig. 5(a)] was fabricated to verify the ef-
fectiveness of the PN junction isolation. A 2DES [shaded
area in Fig. 5(a)] is separated by a 10 µm wide boron ion-
implanted line (the vertical line). At an electron density
of 6× 1011 cm−2, the resistance between n+ contacts C1
and C3 were measured, while p+ contacts S1 and S2 were
either grounded or floated. In both cases, Fig. 5(b) shows
that the resistance between C1 and C3 was larger than 25
FIG. 6. PN junction leakage current on sample 198. (a) P+
contact leakage current Ic at Vg = 50 V (n2d = 7.8 × 10
11
cm−2) when a voltage Vc is applied at each wired p
+ contact,
while all n+ contacts are grounded. (b) N+ contact leakage
current Ic at Vg = −50 V (p2d = 7.6 × 10
11 cm−2) when Vc
is applied at each n+ contact, while all wired p+ contacts are
grounded. In both cases, the resistance is larger than 100 GΩ
at −0.5 < Vc < 0.4 V.
GΩ at −0.2 < Vds < 1 V, likely dominated by inter-wire
leakage, so the PN junction isolation is effective. When
S1 and S2 were grounded, the PN junction began to leak
at Vds = −0.4 V because of forward bias.
For the device under investigation (sample 198), we
also measured the PN junction leakage current. At an
electron density of 7.8 × 1011 cm−2, the leakage current
from p+ contacts 1, 5, 7, 11 to the 2DES was measured
by applying a voltage Vc at each contact, while all n
+
contacts were grounded. (Here p+ contacts 3, 9 were not
wired, and thus floated.) The resistance was larger than
100 GΩ at −0.5 < Vc < 0.4 V, as shown in Fig. 6(a).
Similarly, the leakage current from n+ contacts 2, 4, 6, 8,
10, 12 to the 2DHS was measured by applying a voltage
Vc at each n
+ contact, while all wired p+ contacts were
grounded. Figure 6(b) shows that the resistance was also
larger than 100 GΩ at −0.5 < Vc < 1 V. In our transport
measurements, lateral confining gates were floated with
respect to the 2DS, and the source-drain voltage is less
than ±0.1 V with the source-drain current equal or larger
than 10 nA, so the leakage current from the PN junction
isolation has only a negligible effect on the measurements.
We also measured the conductance between n+ con-
tacts C1 and C2 while negatively biasing p+ contacts S1
6and S2. The results show that the conductance decreases
with increasing negative bias voltage, which suggests that
depletion is occurring and reverse biasing lateral gates to
confine carriers should be possible.
D. Ohmic contacts
Contacts to the 2DSs on H-Si(111) surfaces have been
problematic especially at low temperature (< 1 K) and
low carrier density, which limits the lowest accessible 2D
carrier density in experiments. The main issues are large
contact resistances (on the order of 1 MΩ) and nonlin-
earity in current-voltage (IV) curves [38].
For the device without STI, the contact problem can
be mitigated by the presence of SiO2 over the contact re-
gions. At the center 2DS region, the dielectric is vacuum
with a dielectric constant of 1; at the contact regions,
SiO2 is the dielectric with a dielectric constant of 3.9. So
at the same gate voltage, the contact regions have about
four times higher carrier density than the center 2DS re-
gion when the threshold voltages are negligible, and the
contact resistance is reduced.
The contact resistance was measured at T = 300 mK,
using a homemade voltage amplifier with input bias cur-
rent ∼ 1 pA and input impedance > 200 GΩ. Figure 7(a)
shows the circuit diagram measuring contact 6, where
current Ids is injected from contact 12 to contact 6, and
voltage Vd is measured between contacts 2 and 6. The
IV curves were nonlinear at Vg = 5 V (n2d = 0.87× 1011
cm−2) and became linear at Vg = 6 V (n2d = 1.02× 1011
cm−2), as shown in Fig. 7(b). So the lowest accessible 2D
electron density was about 0.9×1011 cm−2 at 300 mK for
this device. Figure 7(c) shows contact resistance Rc as a
function of gate voltage Vg. The sheet resistance of the
n+ regions was measured to be 129 Ω/ at 4.2 K, and
this 3D metallic resistance should not change too much
at 300 mK because of the lack of phonon scattering with
the doping concentration well above the 3D MIT den-
sity. The n+ contact resistance is calculated to be about
2.5 kΩ if only considering this sheet resistance, which is
much smaller than the measured contact resistance at
Vg < 10 V. The commercial software package COMSOL
Multiphysics [42] is used to calculate the contact resis-
tance including both the n+ contact regions and the 2DS
region. For example, at Vg = 10 V, the sheet resistances
of the n+ contact regions and the 2DES region are 129
Ω/ and 807 Ω/ respectively, and the calculated con-
tact resistance is about 2.9 kΩ, which is significantly less
than measured contact resistance of 4.9 kΩ. The dif-
ference is likely related to the highly resistive transition
region between the metallic n+ contact and the 2DES,
where the doping concentration is less than the 3D MIT
density (∼ 3.74× 1018 cm−3 [35]), as shown in Fig. 9(a).
The 2DES in the transition region can undergo a 2D MIT
and become an insulator at low carrier density and low
temperature, resulting in high contact resistance [43].
The p+ contact resistance was also measured. Figure
FIG. 7. N+ contacts on sample 198 measured at 300 mK.
(a) Circuit diagram measuring contact 6, with current Ids
injected from contact 12 to contact 6 and voltage Vd measured
between contacts 2 and 6. (b) Current-voltage curves of n+
contacts at Vg = 5 V (n2d = 0.87 × 10
11 cm−2)) and 6V
(n2d = 1.02 × 10
11 cm−2). (c) Contact resistance Rc as a
function of gate voltage Vg. At Vg < 6 V, Rc is calculated
when |Ids| 6 4 nA; otherwise, Rc is determined at |Ids| 6 100
nA.
8(a) shows that the IV curves were nonlinear at Vg = −20
V (p2d = 2.94 × 1011 cm−2) and became linear at Vg =
−25 V (p2d = 3.72 × 1011 cm−2), which is much higher
than the corresponding gate voltage for the n+ contacts.
The lowest accessible 2D hole density was about 3× 1011
cm−2 at 300 mK. Figure 8(b) shows contact resistance
Rc as a function of gate voltage Vg. We measured the
sheet resistance of the p+ regions to be 103 Ω/ at 4.2
K, which is comparable to the n+ regions. If we compare
the doping profile of the phosphorus doped region and
the boron doped region (Fig. 9), especially the top ∼ 10
nm area where 2DSs are populated, there is no significant
difference. It is quite puzzling why the p+ contacts are
much worse than the n+ contacts.
There are probably two reasons. One is that electrons
have much stronger Coulomb disorder screening strength
7FIG. 8. P+ contacts on sample 198 measured at 300 mK.
(a) Current-voltage curves of p+ contacts at Vg = −20 V
(p2d = 2.94×10
11 cm−2) and -25 V (p2d = 3.72×10
11 cm−2).
(b) Contact resistance Rc as a function of gate voltage Vg. At
−Vg < 25 V, Rc is calculated when |Ids| 6 4 nA; otherwise,
Rc is determined at |Ids| 6 100 nA.
than holes due to the very different valley degeneracy
(6:1) [29]; the other is that there could be very different
lateral defect profiles, such as end-of-range (EOR) dislo-
cation loops [44]. The very different defect profiles can
be caused by two reasons: first, phosphorus and boron
ions have very different critical doses for amorphization
of silicon [45]. At room temperature, the critical dose of
phosphorus ions is ∼ 1015 cm−2, about twice as high as
the dose used here; while it is∼ 1017 cm−2 for boron ions,
which is about 100 times higher than the current dose. It
is often easier to regrow the crystal from an amorphous
layer via solid state epitaxy (activation energy ∼ 2.3 eV
in Silicon) than it is to anneal out defects (activation en-
ergy ∼ 5 eV). Thus, two schemes for ion implantation
are usually used: either perform ion implantation above
the critical dose and use low temperature annealing to
regrow material or perform ion implantation below the
critical dose and use high temperature annealing to get
rid of defects [44]. Second, phosphorus and boron ions
have different mask edge effects, such as lateral straggle
and shadowing effect, resulting in different lateral doping
profile [46, 47].
It is probably beneficial to do the ion implantation
at higher dose and cryogenic temperature. We observed
improvement of the p+ contacts when the dose of the
boron ion implantation was increased from 6× 1014cm−2
to 2.4 × 1015cm−2, then the contacts were annealed at
FIG. 9. 2D doping profile of (a) phosphorus-doped region and
(b) boron-doped region in Si using SUPREM-IV simulator. In
(a), 4.5 × 1014cm−2, 50 keV phosphorus ions are implanted
through a 30 nm oxide; in (b), 9 × 1014cm−2, 15 keV boron
ions are implanted through a 30 nm oxide. Both are annealed
at 950 ◦C for 1 min. Ions are implanted at 0◦ with vertical
photoresist edge at Length=0. (c) Doping concentrations of
phosphorus and boron along the Si surface at (a) and (b).
1000 ◦C for 10 min [9]. But there is a possibility that
the contact bonding could be difficult, because of the
larger height difference between the p+ contact region
and the undoped region after wet chemical etching than
that shown in Fig. 3 (b). In order to access lower 2D
carrier densities, a structure like a bi-layer gate structure
using SOI, as we will discuss in Sec. V, can be used to
solve the contact problem.
IV. TRANSPORT MEASUREMENTS
A. 2D carrier densities vs. gate voltage
Longitudinal (Rxx) and Hall (Rxy) resistances were
measured at 300 mK using standard low-frequency AC
8FIG. 10. (a) Electron and hole densities as a function of gate
voltage for sample 198. The electron density is determined
from the magnetic field of Rxx minima at the filling factor
ν = 6, and the hole density is calculated from the Shubnikov-
de Haas oscillations. (b) 2D carrier mobility of sample 194 and
198 vs. carrier density at 300 mK. For the ambipolar device
198, the ratio between the peak electron and hole mobilities
is about 20.
lock-in techniques with an excitation current of 100 nA
at 7 Hz. Sheet resistance was determined by standard
Van der Pauw method. Magnetotransport measurements
were performed at different gate voltages in a perpendic-
ular magnetic field (B⊥) up to 12 T. From the SdH os-
cillations, the 2D hole densities are determined at each
gate voltage. The 2D electron densities n2d are calcu-
lated from the magnetic field B of Rxx minima at the
filling factor ν = 6: n2d = νeB/h, where e is the electron
charge, and h is Planck’s constant. The 2D densities and
their linear fits for sample 198 are shown in Fig. 10(a).
For electrons, the slope is 1.563± 0.004× 1010 cm−2/V,
and the threshold voltage is Ve th = 0.4 ± 0.1 V. For
holes, the slope is 1.566± 0.001× 1010 cm−2/V, and the
threshold voltage is Vh th = −1.21± 0.03 V. If a parallel
plate capacitor model is used, the equivalent depth of the
vacuum cavity is 355±1 nm, which is consistent with the
measurement result using a profilometer. The interface
trap density in the band gap is determined to be: Dit ≈
(Ve th − Vh th −Egap)× 1.56× 1010 ≈ 0.8× 1010(cm−2),
where the band gap Egap is 1.17 V for silicon at 0 K [48].
B. 2D carrier mobilities
2D carrier mobilities are calculated from the sheet re-
sistance, and plotted in Fig. 10(b). For sample 194, the
peak electron mobility was 2.2× 105 cm2/Vs at 300 mK.
For sample 198, the peak electron mobility and the peak
hole mobility were very different, 1.76× 105 cm2/Vs and
9.1 × 103 cm2/Vs respectively at 300 mK, although the
electrons and holes were populated in the same conduc-
tion channel. The ratio between the peak electron and
hole mobilities is about 20, which cannot be explained
by the different effective mass of electrons and holes. In
fact, the effective mass is comparable (∼ 0.38me for elec-
trons [3, 49, 50] and ∼ 0.34me for holes [51], where me
is the electron mass) at the investigated densities. This
is quite different from the results of GaAs ambipolar de-
vices, in which the ratio of the peak electron mobility
to the peak hole mobility is about 5, consistent with the
different effective mass of electrons and holes [22]. The
large difference in the electron and hole mobilities is a di-
rect consequence of the very different Coulomb disorder
screening strength due to the different valley degeneracies
of electrons (gv = 6) and holes (gv = 1) at the Si(111)
surface [29].
In addition, the electron mobility increases monoton-
ically with the electron density, and the mobility satu-
ration is not observed up to the highest electron density
measured (n = 7.8× 1011 cm−2), which is limited by the
gate breakdown voltage. From the electron conductiv-
ity σ vs. electron density n data, the fitting exponent α
in the relation of σ ∼ nα is about 1.3 at n = 7 × 1011
cm−2 in these devices [29], which is consistent with the
case (α ≈ 1.3) where the electron mobility is mainly
limited by 3D bulk impurities, while deviating from the
case (α ≈ 1.05) where 2D interface impurities limit the
electron mobility [52]. We have developed a rebonding
technique, which can revive a sample by taking it apart,
cleaning the two pieces and H-passivating the Si(111)
piece, then rebonding them together. The piranha clean-
ing and the diluted HF etching can remove the top few
nm of silicon from the Si(111) piece. We tested it on
sample 195 with an initial electron mobility of 5.6× 104
cm2/Vs at n = 6 × 1011 cm−2 and T = 300 mK. After
repeated piranha cleaning and diluted HF etching three
times, the electron mobility increased to 7.2×104 cm2/Vs
(n = 6 × 1011 cm−2, T = 300 mK), which is likely due
to the removal of the surface layers with higher 3D im-
purity density from earlier processes. All these suggest
that the electron mobility is still mainly limited by 3D
bulk impurities for current generation devices.
C. Magnetotransport measurements
All magnetotransport measurements were carried out
in B⊥ in this paper. Figure 11 shows the magnetoresis-
tance for similar electron and hole densities in the same
device (sample 198) at T = 300 mK. The frequency of the
9FIG. 11. Magnetoresistance and Hall resistance measured at
300 mK for similar (a) electron and (b) hole densities on sam-
ple 198. The frequency of the SdH oscillations is much higher
for holes than electrons owing to different valley degeneracy
(1:6). The insert in (a) clearly shows the 12-fold periodic-
ity from the sixfold valley degeneracy of the 2DES and the
twofold spin degeneracy. The insert in (b) shows a beating
pattern with a beating node at the arrow.
SdH oscillations was much higher for holes than electrons
at low field, because electrons and holes have different ar-
eas of the Fermi surface resulting from the different valley
degeneracies. For the 2DHS, the characteristic beating
node was observed at B = 1.25 T for p2d = 6.8 × 1011
cm−2 [9], and the IQHE was also observed at high field
(B > 5 T). For the 2DES, the SdH oscillations began
at B ≈ 0.25 T, and Rxx minima showed clearly the 12-
fold periodicity [the insert of Fig. 11(a)] from the sixfold
valley degeneracy and the twofold spin degeneracy. In
contrast to previous investigations of Si(111) transport
on MOSFETs with peak electron mobility µ 6 2, 500
cm2/Vs which have shown conflicting valley degenera-
cies of two [50] and six [53], all six current generation
H-Si(111) devices with electron mobility of more than
50,000 cm2/Vs show exclusively the sixfold valley degen-
eracy at low magnetic field.
D. Three magnetoresistance measurements with
threefold rotational symmetry
Because electrons have six equivalent valleys on the
Si(111) surface, the six n+ Ohmic contacts are placed
along the major axes of the constant energy ellipses, la-
beled as 2,4,. . . , 12, as shown in Fig. 12 (a)(b). The
FIG. 12. (a) Top view of a device with six electron contacts
and six hole contacts in relation to (b) the 3 pairs of the val-
leys, labeled as A, B and C. (c) Three magnetoresistance mea-
surements on sample 194 at n2d = 3.6 × 10
11 cm−2 with the
insert showing the low field behavior. (d) (e) Three magne-
toresistance measurements on sample 198 at n2d = 7.8× 10
11
cm−2. For both samples 194 and 198, one trace is higher than
the other two similar traces at 1 < ν < 2.
six equivalent valleys form three pairs with opposite mo-
mentum, labeled as A, B and C. The degeneracy of
valley pairs with ±~k symmetry on the Si(111) surface
cannot be broken within the effective mass approxima-
tion or by a confinement potential [54, 55]. Similarly,
longitudinal magnetoresistance Rxx, measured with cur-
rent contacts on opposite sides of the hexagonal devices,
also has three different directions defined by the direc-
tion of current flow. Here four-terminal resistance is de-
fined as Ri−j,l−m = Vl−m/Ii−j (i, j, l, m = 2,4,. . . , 12),
where current Ii−j is injected from contact i to contact
j, and voltage Vl−m is measured between contacts l and
m. If the current flows from 2 to 8, it is called trace A
(R2−8,12−10). If the current flows from 10 to 4, it is called
trace B (R10−4,8−6), and if the current flows from 12 to
6, it is called trace C (R12−6,10−8). These three mag-
netoresistances Rxx with threefold rotational symmetry
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can be used to determine the underlying symmetry of
the 2DES, and help identify the valley occupancies of
the 2DES. For example, if electrons only occupy valley
pair A, trace A will show higher resistance, while trace
B and C will show similar lower resistance, due to the
different effective mass.
Figure 12(c)-(e) show the three magnetoresistance
measurements on sample 194 and 198. Data were taken
at 300 mK and a density of 3.6× 1011 cm−2 or 7.8× 1011
cm−2 for samples 194 and 198 respectively. The two sim-
plest cases are B = 0 and B at ν = 3/2 where composite
fermions (CFs) experience a zero effective magnetic field.
At B = 0, both devices show more or less isotropic re-
sistances. For sample 194, the three resistances are 37.2
Ω, 30.4 Ω, and 30.3 Ω; for sample 198, they are 16.0 Ω,
17.9 Ω, and 17.9 Ω, as shown in Fig. 12(c)(d). At B3/2,
the devices are anisotropic. For sample 194, the three
magnetoresistances are 558.1 Ω, 226.3 Ω, and 232.8 Ω.
For sample 198, they are 1356.9 Ω, 615.4 Ω, and 664.7
Ω. The observed anisotropy can be explained by CFs’
occupying valley pair A. Because of the effective mass
anisotropy, trace A shows higher resistance, and traces
B and C show similar lower resistance. The ratios be-
tween the higher and lower resistances are 2.43 and 2.12
for sample 194 and 198 respectively.
In a Drude model with noninteracting electrons, as-
suming an isotropic scattering time, the resistance ratio
is equal to the mass ratio ml/mt, where ml = 0.67me
and mt = 0.19me [54] are the longitudinal effective mass
and the transverse effective mass respectively. For CFs,
all physical quantities are determined by the Coulomb
interaction [56]. In an isotropic 2DS, the Coulomb in-
teraction is ∝ 1/
√
x2 + y2, where x and y are compo-
nents of the distance between two electrons. According
to Ref. 57, in a system with an anisotropic Fermi sur-
face, it can be mapped to a system with an isotropic
Fermi surface with an anisotropic Coulomb interaction
∝ 1/
√
x2γ2 + y2/γ2, where γ = (ml/mt)
1/4, x and y are
along the major and minor axes of the constant energy
ellipse. If the transport mass of CFs along some direction
is determined by the strength of the Coulomb interaction
along this direction, the mass-anisotropy ratio of CFs is
given by γ2 =
√
ml/mt. We have calculated two cases
using COMSOL assuming the isotropic scattering time:
in the first case, the mass-anisotropy ratio of CFs is as-
sumed to be ml/mt; in the second case, it is assumed to
be
√
ml/mt. Using a hexagonal geometry similar to Fig.
1(c) and assuming the anisotropic resistance solely from
the anisotropic effective mass, the calculated ratios be-
tween the higher and lower resistances are 3.58 and 2.07
respectively for these two cases. The measured ratios 2.43
and 2.12 fall between these two cases and are closer to
the second case. Our results are similar to Ref. 57, but
deviate from a theoretical study which predicts almost
isotropic CF effective mass [58]. Because the scattering
time anisotropy is not well known, the above discussion
becomes more complicated. Nevertheless, in a simplest
picture, electrons occupy the lowest valley pair at filling
FIG. 13. (a) Three magnetoresistances and Hall resistance
measured on sample 194 at 25 mK with the clearly observed
2/3 fractional quantum Hall state. (b) The three magnetore-
sistances are highly anisotropic at ν < 2/3, with two simi-
lar traces higher than the other one. This may indicate the
change of the underlying symmetry.
factor 1 < ν < 2. Figure 12(c) and (e) show that the cor-
responding CFs occupy valley pair A, and qualitatively
preserve the valley anisotropy, in addition to the twofold
valley degeneracy manifested by observed exclusive even
numerator fractional quantum Hall (FQH) states (8/5
and 4/3) [10].
Moreover, at filling factor ν between 4 and 6, the de-
vices also show anisotropic magnetoresistances. For sam-
ple 194, trace C is highest, while trace A is highest for
sample 198. Both cases can be qualitatively explained
when the Fermi level is located at valley pair C or valley
pair A respectively. For filling factor ν between 3 and 4,
the three magnetoresistances are similar for both devices,
indicating an isotropic distribution of electrons in the
three valley pairs. This cannot be explained by a valley
occupancy of noninteracting electrons, and may related
to the quantum Hall nematic phase [59, 60]. When filling
factor ν is between 2 and 3, the three magnetoresistances
are quite different for sample 194, but similar for sample
198. At lower B (ν > 6), the three magnetoresistances
are similar especially for sample 198, consistent with the
approximation that six valleys are equally occupied.
The three magnetoresistance measurements indeed
provide a powerful tool to investigate the underlying sym-
metry of the 2DES on the Si(111) surface. In addition, a
tilted magnetic field can re-distribute electrons between
the three pairs of valleys through the application of an
in-plane magnetic field [54]. If these two techniques are
combined, it will further our understanding of this 2DES
and the nature of the observed anisotropy.
E. Magnetotransport measurements up to 35 T
Sample 194 was further investigated at filling factor
ν < 1 in the portable dilution refrigerator (PDF) at
NHMFL with a magnetic field up to 35 T. The device was
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FIG. 14. Arrhenius plots for ν = 2/3, 4/3 showing activated
behavior on sample 194.
measured at T = 25 mK and density of 3.6× 1011 cm−2.
As shown in Fig. 13(a), the 2/3 FQH state is clearly ob-
served with a well developed hall plateau. Moreover, Fig.
13(b) shows that the three magnetoresistances are highly
anisotropic at ν < 2/3. It is less than 1 kΩ along trace
B, and about 50 kΩ along traces A and C. This 50:1
anisotropy cannot arise solely from the different effective
mass. The three magnetoresistances also change from
one higher resistance trace with two similar lower resis-
tance traces at ν > 2/3, to two similar higher resistance
traces with one lower resistance trace at ν < 2/3. This
may indicate the change of the underlying symmetry of
the 2DES.
At filling factor ν between 1 and 2, only even numer-
ator FQH states (8/5 and 4/3) are observed with no
5/3 FQH state, consistent with twofold valley-degenerate
CFs [10]. It is quite interesting to find out the underling
symmetry of the 2/3 FQH state, i.e. whether it also has
the twofold valley degeneracy. Because valley degener-
ate 2/3 FQH state may be related to non-Abelian states
which are being intensively studied for possible appli-
cations in intrinsically fault tolerant quantum computa-
tion [61–64], the question becomes more important. We
have determined the activation energies at ν = 2/3 and
4/3 from the temperature dependence of magnetoresis-
tance Rxx (Fig. 14). The activation energies are compa-
rable, 1.64 K for ν = 2/3 and 1.34 K for ν = 4/3. In a
twofold valley-degenerate system, 4/3 (= 2 − 2/3) state
can be related to 2/3 state by using particle-hole sym-
metry [10, 56, 65, 66]; their activation energies are pro-
portional to
√
B, and E2/3/E4/3 =
√
22.94/11.15 = 1.4.
The measured ratio is about 1.2, which may imply that
the 2/3 FQH state also has the twofold valley degeneracy.
V. DEVICE DEGRADATION
The H-Si(111) surface is encapsulated in a vacuum cav-
ity in the H-Si(111) vacuum FET [Fig. 1(a)], but the
FIG. 15. Electron mobility of sample 194 vs. electron density
during five cooldowns, measured at 300 mK except the 4th
cooldown (at 25 mK). There was one week of air exposure
between the 4th and 5th cooldowns.
seal is not perfectly hermetic. Consequently H-Si(111)
vacuum FETs still suffer from device degradation in air
owing to degradation of H-terminated surfaces [67–69],
which may limit their applications. However, if care is
taken to limit the time of the device spent in air, while
keeping it mostly in vacuum or a nitrogen gas environ-
ment, the device degradation is manageable.
The degradation of the two devices has been recorded.
Sample 194 was cooled down five times in a period of
246 days, as shown in Fig. 15. The mobility was mostly
measured at 300 mK, except the fourth cooldown (at 25
mK). As described in Sec. II, after the device was bonded
and wired in the nitrogen glove box, it was rapidly loaded
into the cryostat at the first cooldown. There was about
one hour exposure in air before pumping down the cryo-
stat at each cooldown. After the device was measured
for about two weeks, it was warmed up, put into a nitro-
gen gas filled barrier foil ziplock storage bag with oxygen
absorbers, and then the bag was heat sealed. After one
week, it was cooled down and measured a second time
at day 26. Figure 15 shows that the change of the peak
electron mobility was about 2%. The device was then
warmed up and stored in a nitrogen glove box (O2 < 10
ppm) for about 6 months. Right before transferring the
device to the NHMFL, the device was measured a third
time. The peak electron mobility increased by about 3%,
which may be due to the different temperatures or the dif-
ferent contact resistances. So within 211 days, the device
mobility did not change much when keeping it mostly in
a nitrogen gas environment. However, the mobility fluc-
tuations were pronounced at lower electron densities at
the third cooldown, which was caused by the degradation
of the contacts. For transport to NHFML, the device was
again placed in a nitrogen gas filled storage bag, as de-
scribed above. After the NHMFL experiment, the device
was exposed in air for about one week, and the peak elec-
tron mobility decreased by 35% at the fifth cooldown.
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FIG. 16. (a) Electron mobility of sample 198 as a function of
electron density during four cooldowns, measured at 300 mK
except the 3rd cooldown (at 25 mK). One week air exposure
happened between the 3rd and 4th cooldowns. (b) Hole mo-
bility of sample 198 vs. hole density at 1st and 4th cooldowns,
measured at 4.2 K.
Similarly, sample 198 was cooled down four times in
193 days, as shown in Fig. 16. After the first measure-
ment, the device was stored in the nitrogen glove box for
about 3 months. The peak electron mobility decreased
by about 17% at the second cooldown, which degraded
faster than that of sample 194. After the same NHMFL
experiment, the device was in air for about one week, and
the peak electron mobility decreased by another 18% at
the fourth cooldown. The hole mobility was decreased
by about 26% between the first and fourth cooldown,
measured at 4.2 K [Fig. 16(b)].
After ∼ 200 days, the peak electron mobility decreased
by about 35% for both devices. After one week exposure
in air, the peak electron mobility decreased by about 35%
and 18% for sample 194 and 198 respectively. Roughly
it can be estimated that the peak electron mobility de-
creased by ∼ 0.2%/day in vacuum or a nitrogen gas en-
vironment, and by ∼ 5%/day in air.
In addition to the mobility degradation, the contacts
also degrade with time. The contact degradation makes
accurate resistance measurements difficult, and shows up
FIG. 17. N+ contact resistance Rc as a function of gate volt-
age Vg on sample 198 at 300 mK. For 4th cooldown, at Vg < 15
V, Rc is calculated when |Ids| 6 4 nA; otherwise, Rc is de-
termined at |Ids| 6 100 nA. Compared to 1st cooldown, the
contact resistance increased dramatically at low electron den-
sity (5 < Vg < 25 V).
as the conductance (mobility) fluctuations both for elec-
trons and holes at lower densities [9, 38]. In sample 198
(without STI), the contact problem had been mitigated,
but it resurfaced at the 4th cooldown. The contacts
were linear only at above Vg = 16 V (n2d = 2.5 × 1011
cm−2 ) rather than Vg = 6 V (n2d = 1.02 × 1011
cm−2 ) at the first cooldown, and the contact resistances
were also much worse than those at the 1st cooldown
(Fig. 17). Correspondingly, the mobility fluctuated at
n2d < 2.5×1011 cm−2 for the 4th cooldown in Fig. 16(a).
Although resistance measurements are possible with
pure large contact resistances (∼ 10 MΩ) using 4-
terminal DC method, there probably exist charge trap-
ping and emission processes in these devices like single
electron transistors [38]. The 4-terminal DC method is
not effective in this case. In order to solve the contact
problem, the bi-layer gate structure using SOI, as shown
in Fig. 18 can be adopted. Similar to a split-gate geome-
try, the bi-layer gate structure which permits high densi-
ties around the contacts while allowing independent con-
trol of the density of the 2DSs under investigation [70],
is quite important going forward.
FIG. 18. A vacuum FET with a bi-layer gate structure using
SOI. The 2D carrier densities around the contacts and at the
investigated area can be independently controlled. The gate
is also fully covered by a SiO2 layer.
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VI. PROSPECTS AND CONCLUSIONS
We have investigated a process to fabricate high mo-
bility ambipolar H-Si(111) vacuum FETs with electron
mobility of ∼ 200, 000 cm2/Vs and hole mobility of
∼ 10, 000 cm2/Vs. From the electron conductivity vs.
electron density analysis, the electron mobility is still
mainly limited by 3D bulk impurities, which implies that
the mobility can be further improved with attention to
high temperature steps. At a minimum, electron mo-
bility of ∼ 300, 000 cm2/Vs should be able to realize in
the near future, since we have already fabricated a de-
vice with this mobility using previous sample fabrication
techniques [10]. Combined with a bi-layer gate struc-
ture to solve the contact issue, the device quality should
be comparable to the best SiGe quantum well devices.
In addition, the 2DES has a sixfold valley degeneracy,
which will open up many opportunities for fundamental
research and practical applications.
Three magnetoresistance measurements are a very use-
ful tool to determine the underlying symmetry of the
2DES. They can be used to detect possible phase tran-
sition when the associate symmetry changes [59, 60].
Further experiments with a tilted magnetic field to
re-distribute electrons between valleys can dynamically
change the underlying symmetry. It will surely improve
our understanding of this 2DES and the nature of the
observed anisotropy.
The devices were also investigated at filling factor
ν < 1 in a magnetic field up to 35 T. We clearly observed
the 2/3 FQH state with a well developed hall plateau,
and a high magnetoresistance anisotropy at ν < 2/3 on
both sample 194 and 198. On sample 194, there were
some hints of possible 3/5, 4/7, 5/9 and 6/11 FQH states
(data not shown). With better devices, we should be able
to verify these additional states. It is quite possible to ob-
serve new phases in this unique sixfold valley-degenerate
system.
Because of the distinct device structure, the 2D sys-
tems are resident at the surface in the vacuum cavity.
Atoms, molecules, superconductors and other systems
can easily couple to the 2DSs and form hybrid systems
[6], and novel functional devices can be implemented in
the future.
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